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Input-Output, Expandable-Parity Network 
The problem: 
Conventional expandable-parity circuits that generate 
bit sequences, with lengths that vary in eight-bit 
increments (e.g., 8, 16, 24, etc.), do not include a built-
in parity check.
The solution: 
A large-scale integrated (LSI) circuit generates and 
checks the parity of four eight-bit registers. In addition, 
the circuit will indicate by an output signal whether a 
parity error exists. The circuit can also generate or check 
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the parity of words up to 32 bits. This is done by making 
the appropriate internal wiring connections on the LSI 
chip. 
How it's done: 
As shown in Figure 1, the parity-check circuit 
includes 16 identical circuits. Four of these circuits are 
associated with a specific eight-bit storage register. They 
are cascaded to allow the input of each subsequent 
stage to receive the output from the preceding stage. 
As shown in Figure 2, each of the logic groups receives, 
as its input, a unique two of the eight bits (b 0 through 
b 7 ) of all four storage registers (E 1 through E4). Odd 
parity is defined as the state in which one or all of three 
bits (two of the data bits plus a carry bit) are true 
(logical "1"). A carry output signal (C 2 , C 3 , and C4) 
is produced and coupled to the next stage. In essence, 
the circuit as shown in Figure 2 adds the two data bits 
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Figure 2. Parity-Check Comparison Circuit
and the carry-in bit (the carryout of the previous 
stage). The result is a carryout signal. After this process 
ripples down through the four logic states, the final 
carryout signal determines if the eight-bit register has an 
even or odd number of logical "1" bits. 
If this final signal is a logical "0", the register 
contains an even number of "1" bits. If the signal is a 
"1", an odd number of "1" bits exists in the register. 
This signal is compared to known reference bits to check 
the parity of each of the four registers. 
If the data are more than eight bits, the sequence is 
similar. For 16 bits, input/output stages are used to 
perform a parity check on the total bits. As shown in 
Figure 1, P 1
 (carryout) of the first stage is connected to 
E2
 of the second stage. The E2 point that is shown as 
grounded is lifted to allow this connection. The output 
P2
 is then used as a final carryout signal. This scheme 
may be extended to longer word lengths of 24 and 
32 bits by making the appropriate internal wiring 
connections. 
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